Skip to content
digiwleeaTools
LearnGlossaryAboutCheat sheetHow a CPU worksToolsOpen the lab →

7400 (74LS00, 74HC00): the quad NAND gate chip, live

The 7400 is a 14-pin chip with four independent 2-input NAND gates: each output nY is 0 only when both of its inputs nA and nB are 1. The 74LS00 (5 V TTL) and the 74HC00 (CMOS, 2 V to 6 V) share the same pinout, with VCC on pin 14 and GND on pin 7. This live chip has all four gates; toggle the inputs.

The 7400 is a natural first chip to wire on a breadboard, because NAND is a universal gate, so 7400s alone can build any logic circuit. One chip gives you a NOT (tie both inputs of a gate together), an AND (a NAND followed by that NOT), or, with all four gates, an XOR gate from four NANDs. Two gates cross-coupled make the SR latch from NAND gates, the same active-low SR latch that TI's 74HC00 datasheet uses as its application example. Inside, every gate in this simulator is the real thing: the CMOS NAND of two PMOS transistors in parallel and two NMOS in series. The chip's pin order is the pattern most quad gate chips follow, so the 7408, 7432 and 7486 plug into the same holes; the 7402 does not. All 256 combinations of the eight inputs are checked before the page is built.

Live circuit: click the inputs to toggle them and watch the outputs update. It runs the real simulator, right here on the page.

Open this circuit in the lab →

What you need

Step by step

  1. Power the chip: VCC on pin 14 and GND on pin 7 (5 V for the 74LS00; 2 V to 6 V for the 74HC00).
  2. Each gate has two inputs, nA and nB, and an output nY; find their pins in the pinout below.
  3. Tie every unused input to VCC or GND: TI's 74HC datasheets say unused inputs must be terminated, because a floating CMOS input can drift and draw current.
  4. Set 1A = 1 and 1B = 1: 1Y goes to 0. Any other combination gives 1, on every one of the four gates.

7400 pinout

PinNamePinName
11A14VCC
21B134B
31Y124A
42A114Y
52B103B
62Y93A
7GND83Y

NAND truth table (each gate)

ABY
001
011
101
110

Pin numbers are for the DIP and SOIC packages (TI SN74HC00 and SN74LS00 datasheets, checked 2026-10-25); a few ceramic flat packages are wired differently. Each gate is independent: the chip is simply four NAND gates sharing power pins. See also the NAND truth table.

You can also read the full theory in the lesson on the NAND gate. Prefer to build it yourself from scratch? Open the digiwleea lab and place the gates on the canvas, or start from the logic gate simulator.

Build more parts from gates

half adderfull adderhalf subtractorfull subtractor2:1 multiplexer4:1 multiplexerXOR gate from NAND gates2-to-4 decoderSR latchD flip-flopJK flip-flopT flip-flop4-bit shift register4-bit ripple carry adderD latch1-to-4 demultiplexer4-bit magnitude comparator4-bit ring counter4-bit Johnson counter4-to-2 priority encoder4-bit synchronous counter3-to-8 decoder8-to-1 multiplexer4-bit carry lookahead adderhalf adder from NAND gates2-bit comparatorBCD to 7-segment decoder4-bit up/down counterdecade counter2-bit multiplier4-bit ALU4-bit array multiplierNOT, AND, OR and NOR from NANDNOT, OR, AND and XOR from NORfull adder from NAND gatesSR latch from NAND gatesparity generator and checker4-bit adder/subtractorBCD adder4-bit universal shift registermod-6 counter4-bit ripple counterbinary to Gray code converterhalf adder from NOR gatesfull adder from NOR gates4-bit register with parallel load1011 sequence detectorbinary to BCD converterD flip-flop from NAND gates1-bit ALUCMOS inverterCMOS NAND gateCMOS NOR gatePISO shift registerSR flip-flop from NAND gatesBCD to excess-3 code converterHamming (7,4) code encoder and correctortraffic light controller4-bit barrel shifterCMOS AND gateCMOS OR gateCMOS XOR gate1-bit magnitude comparatorhalf subtractor from NAND gatesfull subtractor from NAND gates8-to-3 encoderGray to binary converter4-to-16 decoderfull adder using 4:1 multiplexersedge detectorserial adder4-bit carry-select adder4-bit Kogge-Stone adder4-bit carry-skip adder4x4 Wallace tree multiplier8-bit adderfrequency divider (by 2, 4 and 3)switch debouncer (SR latch)3-bit Gray code counterMealy machine (1011 detector)master-slave JK flip-flop (NAND)half subtractor from NOR gates1-to-8 demultiplexerexcess-3 to BCD code convertervending machine FSM4-bit carry-save adder3-bit synchronous counter (JK)CMOS transmission gatetri-state buffer (CMOS)2-to-1 mux from transmission gatesmod-5 counterflip-flop conversion (JK to D)8-bit ALUdecimal to BCD encoderBCD to decimal decoder4-to-1 mux from 2-to-1 muxesXOR gate from NOR gates4-bit LFSR74LS138 decoderBCD subtractor74181 ALUCMOS AOI gate (AOI21)D latch vs D flip-flop74LS47 BCD to 7-segment decoder74HC595 shift register7402 quad NOR gate chip7404 hex inverter chip7408 quad AND gate chip7432 quad OR gate chip7486 quad XOR gate chip7474 dual D flip-flop74HC165 shift registerCD4017 decade counter74LS283 4-bit adder74LS90 decade counter74HC161 4-bit counter

Each of these is one step from a transistor to a working CPU. Build every gate from CMOS transistors and work all the way up in the free digiwleea lab, with the free theory reference alongside.

Open the 7400 quad NAND gate chip in the lab →

Frequently asked

What is a 7400 chip?

A 14-pin integrated circuit with four independent 2-input NAND gates. Pin 14 is VCC and pin 7 is GND; the gates use pins 1 to 6 and 8 to 13. It is made in several logic families, such as the 74LS00 (TTL) and 74HC00 (CMOS).

What is the difference between the 74LS00 and the 74HC00?

Same logic and same pinout, different technology. The 74LS00 is low-power Schottky TTL for a 5 V supply (4.75 V to 5.25 V on TI's datasheet); the 74HC00 is high-speed CMOS that runs from 2 V to 6 V and draws much less power.

Why is the NAND gate called universal?

Because NOT, AND and OR, and so every other logic function, can be built from NAND gates alone: NOT is a NAND with its inputs tied, AND is NAND then NOT, and OR is NAND of the two inverted inputs (De Morgan). That is why one part number could build whole computers.

How do you make an XOR gate with a 7400?

Use all four gates: N1 = NAND(A, B), N2 = NAND(A, N1), N3 = NAND(B, N1), and Y = NAND(N2, N3) is A XOR B. The XOR from NAND page builds it live.