7410 (74LS10, 74HC10): the triple 3-input NAND gate chip, live

The 7410 is a 14-pin chip with three independent 3-input NAND gates: each output nY is 0 only when all three of its inputs nA, nB and nC are 1. The 74LS10 and 74HC10 share the pinout, with VCC on pin 14 and GND on pin 7. This live chip has all three gates.

A 3-input NAND saves a gate wherever three conditions meet: a 2-input NAND chip needs an AND stage first, while one 7410 gate does it at once. It is also the natural gate for sum-of-products logic built from NAND-NAND form, where each product term has three literals. In CMOS a 3-input NAND is three PMOS transistors in parallel and three NMOS in series, one stage like the 2-input CMOS NAND; here each gate is built from a 2-input AND and a 2-input NAND, which gives the same truth table. Mind the pinout: gate 1's output and third input sit on pins 12 and 13, across the chip from its first two inputs. All 512 combinations of the nine inputs are checked before the page is built.

Live circuit: click the inputs to toggle them and watch the outputs update. It runs the real simulator, right here on the page.

Open this circuit in the lab →

What you need

3× 3-input NAND: 1Y from 1A, 1B, 1C; 2Y from 2A, 2B, 2C; 3Y from 3A, 3B, 3C

Step by step

Power the chip: VCC on pin 14 and GND on pin 7 (5 V for the 74LS part; 2 V to 6 V for the 74HC part).
Each gate has three inputs and one output; find their pins in the pinout below.
Tie every unused input to VCC or GND: a floating CMOS input can drift and draw current.
Set all three inputs of one gate to 1: its output goes to 0. Any 0 on an input gives 1.

7410 pinout

Pin	Name	Pin	Name
1	1A	14	VCC
2	1B	13	1C
3	2A	12	1Y
4	2B	11	3C
5	2C	10	3B
6	2Y	9	3A
7	GND	8	3Y

3-input NAND truth table (each gate)

A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Pin numbers are for the 14-pin DIP and SOIC packages, from TI's SN74HC10 datasheet, checked 2026-10-25. Each gate is independent; the chip only shares the power pins.

You can also read the full theory in the lesson on the NAND gate. Prefer to build it yourself from scratch? Open the digiwleea lab and place the gates on the canvas, or start from the logic gate simulator.

Build more parts from gates

half adder full adder half subtractor full subtractor 2:1 multiplexer 4:1 multiplexer XOR gate from NAND gates 2-to-4 decoder SR latch D flip-flop JK flip-flop T flip-flop 4-bit shift register 4-bit ripple carry adder D latch 1-to-4 demultiplexer 4-bit magnitude comparator 4-bit ring counter 4-bit Johnson counter 4-to-2 priority encoder 4-bit synchronous counter 3-to-8 decoder 8-to-1 multiplexer 4-bit carry lookahead adder half adder from NAND gates 2-bit comparator BCD to 7-segment decoder 4-bit up/down counter decade counter 2-bit multiplier 4-bit ALU 4-bit array multiplier NOT, AND, OR and NOR from NAND NOT, OR, AND and XOR from NOR full adder from NAND gates SR latch from NAND gates parity generator and checker 4-bit adder/subtractor BCD adder 4-bit universal shift register mod-6 counter 4-bit ripple counter binary to Gray code converter half adder from NOR gates full adder from NOR gates 4-bit register with parallel load 1011 sequence detector binary to BCD converter D flip-flop from NAND gates 1-bit ALU CMOS inverter CMOS NAND gate CMOS NOR gate PISO shift register SR flip-flop from NAND gates BCD to excess-3 code converter Hamming (7,4) code encoder and corrector traffic light controller 4-bit barrel shifter CMOS AND gate CMOS OR gate CMOS XOR gate 1-bit magnitude comparator half subtractor from NAND gates full subtractor from NAND gates 8-to-3 encoder Gray to binary converter 4-to-16 decoder full adder using 4:1 multiplexers edge detector serial adder 4-bit carry-select adder 4-bit Kogge-Stone adder 4-bit carry-skip adder 4x4 Wallace tree multiplier 8-bit adder frequency divider (by 2, 4 and 3)switch debouncer (SR latch)3-bit Gray code counter Mealy machine (1011 detector)master-slave JK flip-flop (NAND)half subtractor from NOR gates 1-to-8 demultiplexer excess-3 to BCD code converter vending machine FSM 4-bit carry-save adder 3-bit synchronous counter (JK)CMOS transmission gate tri-state buffer (CMOS)2-to-1 mux from transmission gates mod-5 counter flip-flop conversion (JK to D)8-bit ALU decimal to BCD encoder BCD to decimal decoder 4-to-1 mux from 2-to-1 muxes XOR gate from NOR gates 4-bit LFSR 74LS138 decoder BCD subtractor 74181 ALU CMOS AOI gate (AOI21)D latch vs D flip-flop 74LS47 BCD to 7-segment decoder 74HC595 shift register 7400 quad NAND gate chip 7402 quad NOR gate chip 7404 hex inverter chip 7408 quad AND gate chip 7432 quad OR gate chip 7486 quad XOR gate chip 7474 dual D flip-flop 74HC165 shift register CD4017 decade counter 74LS283 4-bit adder 74LS90 decade counter 74HC161 4-bit counter 74HC151 8-to-1 multiplexer 74HC157 quad 2-to-1 multiplexer 74HC139 dual 2-to-4 decoder CD4511 BCD to 7-segment decoder 7492 divide-by-12 counter 7493 4-bit binary counter 74HC244 octal buffer Race-around condition (JK latch)74HC373 octal latch 74HC374 octal D flip-flop Turnstile state machine 1-to-2 demultiplexer half adder using 2:1 multiplexers register file (4 x 4-bit)digital PWM generator CD4013 dual D flip-flop 74LS76 dual JK flip-flop 7411 triple 3-input AND chip 7420 dual 4-input NAND chip CD4011 quad 2-input NAND chip CD4001 quad 2-input NOR chip CD4081 quad 2-input AND chip CD4069 hex inverter chip 74HC164 8-bit shift register

Each of these is one step from a transistor to a working CPU. Build every gate from CMOS transistors and work all the way up in the free digiwleea lab, with the free theory reference alongside.

Open the 7410 triple 3-input NAND chip in the lab →

Frequently asked

What is a 7410 chip?

A 14-pin chip with three independent 3-input NAND gates. VCC is pin 14 and GND pin 7. Each output is LOW only when all three of its inputs are HIGH.

What is the 7410 pinout?

Pin 1 1A, 2 1B, 3 2A, 4 2B, 5 2C, 6 2Y, 7 GND, 8 3Y, 9 3A, 10 3B, 11 3C, 12 1Y, 13 1C, 14 VCC.

How do you use a 3-input NAND as a 2-input NAND?

Tie the unused input to the HIGH level (VCC), or to one of the other two inputs. A HIGH input does not change a NAND's result, so the gate then behaves as a 2-input NAND.

What is the difference between the 74LS10 and the 74HC10?

The same three gates and pinout. The 74LS10 is TTL for a 5 V supply; the 74HC10 is CMOS, runs from 2 V to 6 V and draws less power.